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1 Introduction
Carbon nanotube (CNT) random networks have shown great promise in electronic applications.
For example, they have been used as the active layer in thin film transistor biosensors and as
electrodes in supercapacitors (Hu, 2010). Although CNT networks applications are numerous,
some of the key details of their electrical behavior are not fully understood. In particular, it is
known that the junctions between tubes in CNT networks play a key role in determining the
sensing properties of the network (Thanihaichelvana, et al., 2018), however, the mechanism by
which metallic-semiconducting (m-s) tube junctions affect the electrical sensing properties of the
network is not known. Experimental studies of individual single tube junctions have shown that
Schottky barriers form at m-s junctions and that current-voltage (I-V) characteristics can be used
to estimate the Schottky barrier height of the junction (Fuhrer, et al., 2000). While this simple
method works well for characterizing individual m-s junction devices, a model sufficient to
describe transport across a network of multiple junctions is lacking. Svensson et al. have
modeled the transport across an m-s junction as an ideal diode, treating network junctions in the
same way as bulk materials (Svensson, et al., 2009). In this study we use these two data analysis
methods and computational simulations to determine if a transport model based on thermionic
emission can be used to describe our CNT devices. We also determine if either of the two data
analysis methods sufficiently predict a feature of the network key to transport behavior, the
number of m-s junctions in the network path.

2 Background
The systems we study are thin films of randomly aligned CNT networks composed of metallic
and semiconducting tubes. The networks form the active layer of a field effect transistor. We
measure the networks current-voltage characteristic using source drain electrodes and alter
conductance through the network via an electrostatic gate. A schematic of our devices is shown
in Figure 1.
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Figure 1: Left: Side view of our devices. Right: Top view of a network with the network
components labeled (Dierkes, 2019).

2.1 Carbon Nanotubes
Carbon nanotubes are rolled sheets of graphene. Differing tube structures lead to different
electronic properties. In our networks CNTs are either metallic or semiconducting depending on
their chirality and diameter. Figure 2 shows two of the possible structures for the tubes, armchair
and zig-zag. The tubes in our networks have a diameter of 1.4 nm and length of 1.5 µm.

Figure 2: The armchair configuration creates metallic tubes and the zig-zag structure forms
semiconducting tubes (Reich, Thomsen, & Maultzsch, 2004).

2.2 Randomly Aligned Thin Film CNT Networks
Carbon nanotube networks are randomly arranged CNTs. In our system, a network consists of
single tubes, which can be either metallic or semiconducting, the junctions between the tubes and
bundles of tubes. There are 3 types of junctions that occur in our networks: metallic-metallic
(m-m), semiconducting-semiconducting (s-s), and m-s. It is important to note that m-m and s-s
junctions have a linear current response to an applied bias voltage as can be seen in currentvoltage curves in Figure 3 below. As opposed to the current response of m-s junctions which is
both nonlinear and asymmetric (Fuhrer, et al., 2000; Lee, et al., 2009). This is due to the
formation of a nonlinear, asymmetric energetic barrier at an m-s junction. This energetic barrier
forms at the m-s junction due to the difference in work function of the metallic and
semiconducting tubes. This leads to m-s barriers having higher resistances than individual tubes.
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Transport is nonlinear and dominated by tunneling when the charge carriers do not have enough
energy to make it over the barrier. Transport is linear and dominated by thermionic emission
when the charge carriers have enough energy to overcome the energetic barrier.

Figure 3: A) Current-voltage characteristics for m-m, s-s, and m-s junctions.
corresponding band diagrams for the junctions (Fuhrer, et al., 2000).

B)-D) The

A bundle is a group of tubes held together by a Van der Waals force. If there is at least one
metallic tube in the bundle, then the entire bundle is metallic. This is because the bundles form
parallel paths for the charge carriers to move through, and the metallic tube is the path with the
least resistance. Bundles effectively behave like single tubes. Tubes and bundles do not have a
large effect on the electrical properties of the network.
The presence of m-s junctions and how they interact with the morphology of the network is
what leads to the overall behavior of the network. The more m-s junctions in a path from source
to drain, the more nonlinear the current-voltage characteristic will be. In addition metallicsemiconducting junctions have a much larger resistance than s-s or m-m junctions so charge
carriers will bypass m-s junctions if an alternative path of less resistance around the m-s junction
is available. For example, a dense network will have more m-s junctions, but also more paths to
bypass m-s junctions. In a sparse network we see more nonlinear effects because there are less
paths to bypass m-s junctions, and all the current is forced though a few m-s junctions shown in
Figure 4 below.
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Figure 4: A simulated sparse network where all of the current passes through a few m-s junctions
highlighted in red (Raj, 2019).
The nonlinearity of the network is affected by the length of the individual CNTs in the
network. A network with shorter tubes has fewer paths to bypass any m-s junctions in the
network. Networks with shorter CNTs will have a more nonlinear current-voltage characteristic
than networks with longer tubes. Network length will also impact the nonlinearity of a network
(Happe, 2018). This is because shorter networks have fewer paths to circumvent m-s junctions
requiring the current to pass through them.

2.3 Transport Across m-s Junctions
Transport across m-s junctions has been treated experimentally in two ways. In the first case
Fuhrer created a single m-s junction that was treated as a Schottky barrier (Fuhrer, et al., 2000).
The experimental data was used to extract the barrier height from measured I-V characteristics
shown in the figure below.
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Figure 5: A line is fit to the linear region of the I-V curve and the x-intercept is used to extract
the barrier height of the m-s junction (Fuhrer, et al., 2000).
The forward bias I-V curve becomes linear once the voltage is high enough for the charge
carriers to overcome the barrier. The linear region has a positive x-intercept which can be used to
approximate the barrier height of the m-s junction, shown in Figure 5 (Fuhrer, et al., 2000).
Fuhrer measured the barrier height to be 190 and 290 meV for two devices. This result agrees
with the expected barrier height of 250 – 350 meV for semiconducting CNTs (Fuhrer, et al.,
2000).
In the second method the ideal diode equation, Equation 1, is used to model the current due to
thermionic emission (Svensson, et al., 2009) over the barriers. The current will depend on: the
voltage drop across the m-s junction, 𝑉𝑚𝑠 ; the temperature, 𝑇; the barrier height, Φ𝑆𝐵ℎ ; and the
saturation current across the junction from the s-CNT to the m-CNT, 𝐼0,𝑠→𝑚 .
𝑒Φ
𝑒𝑉𝑚𝑠
(1)
−( 𝑆𝐵ℎ )
𝐼 (𝑉𝑚𝑠 , 𝑇) = 𝐼0, 𝑠→𝑚 𝑒 𝑘𝐵 𝑇 [𝑒 𝑘𝐵 𝑇 − 1]
To find the barrier height of a single m-s junction using the ideal diode equation, the currentvoltage characteristic of the network is measured at various temperatures. From the I-V curves
we determine the saturation current for the network at all temperatures. Equation 1 can be
rewritten as Equation 2 below. The barrier height is extracted from the slope of the plot of the
logarithm of the saturation current vs 1000/T.
−1000 𝑒Φ𝑆𝐵ℎ
(2)
log(𝐼0 ) ~
(
)
𝑇
𝑘𝐵
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Figure 6: The method used by Svensson to find the barrier height of an m-s junction. The slope
of the center line of best fit is used to find the barrier height at an m-s junction (Svensson, et al.,
2009).
Figure 6 shows an example of the resulting plot. The linear fit in the high temperature region
is used along with Eqn. 2 to find the barrier height. The smaller slope of the lower temperature
data points indicates that tunneling dominates transport at low temperatures which doesn’t follow
the thermionic model (Svensson, et al., 2009).

2.4 Electrical Characteristics of CNT Networks
Our networks consist of a thin film of randomly arranged CNTs forming a path from source to
drain. There is a layer of SiO2 separating the Si++ backgate from the thin film of CNTs. A gold
contact under the backgate allows us to control the backgate voltage shown in Figure 7. Each
chip, 12VL; 14VL; and E3, used in this study contained 6 devices each with a network of
varying length set by the spacing of the source and drain electrodes, for example the design VL
is shown in Figure 7.

Figure 7: Left: A side view of our devices with each part labeled. Right: A layout of a device
used in the study.
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By electrostatically gating our devices we are changing the energy of the electron states, in
semiconducting tubes, relative to the Fermi energy. This will populate or deplete carrier states
affecting the conduction through the network. We perform gate sweeps by sweeping through a
range of applied gate voltage while we measure the current response of the device. Figure 8
below shows the circuit used to perform a gate sweep on a device.

Figure 8: The Keithley 2010 multichannel multimeter and Keysight power supply are controlled
by a LabVIEW program. The RBox is a variable resistor which is set to a resistance similar to that
of the device. RLeak is a 1 MΩ resistor used to measure any leakage current from the backgate.
We can change the relative height of the energetic barrier at m-s junctions by gating our
devices. At positive gate voltages, the barriers at m-s junctions become larger and the charge
carriers in the s-CNTs are depleted. This causes a decrease in current through the network. At
negative gate voltages, the charge carriers in the s-CNTs are populated and the barriers at m-s
junctions are decreased. Current through the network increases at negative gate voltages because
holes are the majority carriers in our system. By performing gate sweeps on devices we can
determine if a device is more semiconducting or metallic (Reyes, 2018). Metallic devices see
little to no increase in current through the network at negative gate voltages. This is because
there are few s-CNTs and m-s junctions in the path from source to drain, so reducing the
energetic barrier at m-s junctions and increasing the conductance in the individual s-CNTs is not
enough to impact the conductance of the network. Semiconducting devices have more s-CNTs
and m-s junctions in the path from source to drain, so at negative gate voltages the conductance
of the network is increased when the barrier at m-s junctions is reduced and conductance of the
s-CNTs is increased.
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Figure 9: The brown line shows the Fermi distribution of electrons and how it changes with
temperature. At 0 K there are no electrons in the conduction band. As the temperature of the
system is increased the energy of the electrons is increased and states in the conduction band
become available to electrons near the Fermi level (Nave, 1998).
Controlling the temperature of the device allows us to modify the electrical properties of the
network. Varying the temperature of the network changes the width of the Fermi tail broadening
the energies of charge carriers, shown in Figure 9. This affects the ability of the charge carriers
to overcome the energetic barrier at m-s junctions. If the temperature is lowered enough, the
charge carriers will not have enough thermal energy to pass over the barrier and be limited to
tunneling through the barrier, shown in Figure 10 below. At low temperatures the conduction
band of the semiconducting tubes are depleted and they do not conduct. Metallic tubes conduct at
low temperatures because the Fermi energy is in the conduction band. At low temperatures it is
no longer favorable to avoid m-s junctions because the metallic tubes are conducting more than
the semiconducting tubes. This leads to more nonlinearity in the I-V curves at low temperatures
(Happe, 2018). By lowering the temperature of the network we also see a reduction in the current
through the network because it becomes more likely that the charge carriers will pass through ms junctions which have a larger resistance than the tubes.

Figure 10: Left: At low temperatures the charge carriers do not have enough energy to overcome
the barrier and must tunnel through the barrier. Right: The charge carriers have enough energy to
pass over the barrier.
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Our devices have nonlinear current-voltage characteristics. This suggests that transport in our
networks is dominated by m-s junctions. We utilize the methods used by Fuhrer et al. and
Svensson et al., as well as our simulation, to determine if a model based on thermionic emission
can be used to describe the transport in our CNT devices. We also determine if the two data
analysis methods can be used to predict the number of m-s junctions in the network path.

3 Methods
3.1 Device Geometry
The CNT devices used in this study were fabricated by our collaborators at Victoria University,
Wellington, New Zealand. The CNTs are deposited onto a substrate made of silicon with a 100
nm thick layer of SiO2. Then the CNTs are etched away to create devices of the desired
dimension (Happe, 2018). Each chip contains several devices that are created at the same time to
ensure the networks have uniform densities. The chips used in this study each have six twoterminal devices with a variety of network lengths. Chips 12VL and 14VL have 6 devices, with
the 6 devices on the respective chip having the same densities. The lengths between the source
and drain electrodes vary from 5 to 50 microns. Chip E3 has 6 devices with the same density,
and source drain electrode length from 5 to 15 microns. For both chips the devices are labeled 16 from left to right. Each of the two chip designs are shown in Figure 11.

Figure 11: The purple region shows the area of the CNT network. The gold regions are the
electrodes.

3.2 Temperature Control
A Cryomech model 32B closed cycle cryostat and compressor are used to cool the devices. To
cool the devices, they are pumped down to about 1 × 10−3 Torr while compressed helium is
pumped through the system (Happe, 2018). The devices can be cooled down to a minimum
temperature of 21 K.
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To set the temperature of a device, we input the desired temperature to the Cryo-Con
temperature controller. The temperature controller uses a feedback loop to control a heater near
the sample and a temperature sensor on the cold finger to reach the set temperature. The
temperature then climbs toward the set temperature and fluctuates about the temperature until it
reaches thermal equilibrium. It takes about 10 minutes for the system to reach thermal
equilibrium after the Cryo-Con displays the set temperature. I am not confident that I waited the
appropriate amount of time for the system to reach thermal equilibrium while collecting the
temperature data for this study. In order to maximize the amount of temperature data collected, I
began taking data as soon as the temperature appeared stable. I did not wait for the chip to reach
thermal equilibrium. This error may have resulted in the temperatures being higher than expected
in the final data. It is also worth noting that there is thermal lag between the device’s temperature
and the temperature displayed on the Cryo-Con due to the distance between the device and the
sensor. Because of this, the temperatures from the Cryo-Con must be adjusted using a calibration
curve and MATLAB function created by Erica Happe (Cal Poly Physics student, 2018).

3.3 Electrical Measurements
To measure the current-voltage characteristic of the networks at low temperatures we place the
device in the sample chamber of the cryostat, and set a temperature to measure the device. We
then connect the source and drain of the device to a Keithley 2450 sourcemeter. The sourcemeter
sweeps the source-drain voltage of the network from -3.5 V to 3.5 V in steps of 0.1 V, and
measures the current through the network at each step. Four I-V curves are measured for every
network at every temperature. Configurations for the measurements are shown in Figure 12. Our
networks are known to have capacitive properties. The networks must be discharged before
every I-V measurement by connecting the source and drain of the network. This is done to
remove any charge the network may have from a previous measurement. If the devices are not
discharged before every measurement we risk distorting the I-V-characteristic of our networks.
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Figure 12: Left: The circuit used to measure the first and second I-V curves at each temperature
has the positive lead of the sourcemeter connected to the source and the negative lead of the
sourcemeter connected to the drain of the network. We call this the source-drain (SD)
configuration. Right: The circuit used to measure the third and fourth I-V curves are done with
the positive lead of the sourcemeter connected to the drain and the negative lead from the
sourcemeter connected to the source of the device. This is the drain-source (DS) configuration.

3.4 Simulation
We used a random stick Monte Carlo simulation to create CNT networks based on network
characteristics we see in our fabricated CNT devices. We simulated networks using the length
and width of our fabricated devices, as well as the tube density, tube length, and the percentage
of metallic tubes found in our fabricated networks. To calculate the current through the network,
both m-m and s-s junctions are treated as ohmic elements assigned resistance values of 20 kΩ
and m-s junctions are treated as leaky diodes, shown below in Figure 13, where the current
though each of the diodes are approximated by using the ideal diode equation, Equation 3.
(Valenzuela, 2018; Philliber, 2020).

Figure 13: An m-s junction is represented by this circuit in the simulation. We use the theoretical
values of 250 𝑚𝑒𝑉 and 350 𝑚𝑒𝑉 for the forward biased and reverse biased m-s junction barrier
height.
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𝑒𝑉𝑚𝑠

𝐼𝑚𝑠 = 𝐼0 (𝑒 𝑘𝐵 𝑇 − 1)

(3)

Equation 3 is directly related to Equation 1. We simplified the saturation current through the
diode for a variable energetic barrier height in Equation 1 for 𝐼0 . This represents the saturation
current at an m-s junction with a constant energetic barrier. We computationally determined I-V
curves at various temperatures with a fixed barrier height (the equivalent of Vg = 0 V) and I-V
curves at various gate voltages at room temperature for a specific simulated network with similar
morphology as one of our fabricated devices. We can compare the simulated data and data
obtained in the lab to check if the model we are using adequately represents our system.

3.5 Data Analysis
One technique we used to extract the barrier height of an m-s junction is the method used by
Fuhrer et al., shown in Figure 14. Fuhrer et al. measured the energetic barrier of an m-s junction
by fitting the dashed line to the linear region of the I-V curve. The x-intercept of the fit line gives
the threshold voltage, 𝑉𝑡ℎ𝑟𝑒𝑠ℎ , which can be multiplied by the charge of an electron to find the
barrier’s energy. Since we have a network with many m-s junctions, this value represents the
sum of all the energetic barriers in the path from source to drain.

Figure 14: An example of the I-V curves used to extract 𝑉𝑡ℎ𝑟𝑒𝑠ℎ and the saturation current, 𝐼0 ,
which is the current at 7 V.
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We also measured the barrier height of an m-s junction with the method used by Svensson et
al., shown in Figure 15. From I-V curves measured at different temperatures we determined the
saturation current of the network at all temperatures and plotted the logarithm of the saturation
current vs 1000/T. From the slope of the line of best fit, we extracted the sum of all the energetic
barriers in the path from source to drain.

Figure 15: An example of the data used to extract the barrier height of the network.
To check the accuracy of these techniques, we simulated a network with similar
characteristics to the 5 µm device on 12VL and found the number of m-s junctions in the
simulated network. We then calculated the number of m-s junctions in the fabricated networks
from the network barrier height and the theoretical value for the height of an individual Schottky
barrier, 250 𝑚𝑒𝑉.

4 Results and Discussion
4.1 Impact of Gate Voltage on Extracted Barrier Height of the Network
Here we show the results from the Fuhrer analysis for a set of I-V curves taken with a constant
gate voltage applied to them. We analyzed the 5 µm device from 12VL and a simulated network
created with the same morphological statistics as 12VL. The network barrier heights were plotted
as a function of gate voltage and are shown below in Figure 16.
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Figure 16: Φ𝑁𝑒𝑡𝑤𝑜𝑟𝑘 vs 𝑉𝑔 for the 5 µm device on chip 12VL. The SD and DS data points were
measured experimentally.
The barrier height for the simulated data increases with positive gate voltages as we expected.
From previous data, shown in Figure 17, we have seen that the 5 µm device on 12VL displays
metallic behavior when measured in the SD direction and semi-conducting behavior when
measured in the DS direction. This can also be seen in Figure 16, Φ𝑁𝑒𝑡𝑤𝑜𝑟𝑘 for the DS data
increases as a function of 𝑉𝑔 indicating semi-conducting behavior, while Φ𝑁𝑒𝑡𝑤𝑜𝑟𝑘 does not see
any large changes in Φ𝑁𝑒𝑡𝑤𝑜𝑟𝑘 for the SD data as a function of 𝑉𝑔 , indicating metallic behavior.
The SD and DS data agrees with the simulated data except at 𝑉𝑔 = −30 𝑉.
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Figure 17: 𝐼𝑑𝑠 vs 𝑉𝑔 for the 5 µm device on 12VL. The data was taken during the summer of
2018.

4.2 Temperature Dependence of the Network Barrier Height
Here we show the results from the Fuhrer analysis as a function of temperature. The measured
barrier heights for the FB and RB cases of the 5 µm on chip E3 shown in Figure 18 are within
each other’s error. This was seen for all the temperature data obtained in the study. To simplify
the presentation of data, all the temperature data shown from now on will be the average of the
FB and RB cases for that device.
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Figure 18: Φ𝑁𝑒𝑡𝑤𝑜𝑟𝑘 vs temperature for the 5 µm device on E3. Both the FB and RB
measurements are shown.
Temperature data for chip 14VL was taken three times over a period of five months.
Comparing the barrier heights measured over a five month time frame, shown in Figure 19, we
see there is not a significant difference between the three data sets. 14VL was stored under
vacuum in the sample chamber of the cryostat for the duration of the experiment. Storing the
chip under vacuum prevents any particles from contaminating the surface of the networks which
may affect the electrical behavior of the chip.
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Figure 19: Φ𝑁𝑒𝑡𝑤𝑜𝑟𝑘 vs temperature for the 5 µm device on 14VL. Not all of the same
temperatures were measured each time data was collected on 14VL because of how long it takes
to change the temperature of the chip.
Devices on a chip should have identical morphologies. Comparing the three 7 µm devices on
chip E3 tells us about the variance in morphology across the chip. In Figure 20 we see that most
of the measured barrier heights are within each other’s error, indicating there is little variance
between the morphology of the three 7 µm devices on E3.
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Figure 20: Φ𝑁𝑒𝑡𝑤𝑜𝑟𝑘 vs temperature for the three 7 µm devices on E3.
In the past we have seen that shorter networks behave more nonlinearly than longer networks
(Happe, 2018). This is because in a longer network there are more paths for the charge carriers to
go around the nonlinear m-s junctions. We can see in Figure 21 below that the 10 µm device
generally has a lower network barrier height than the 5 µm device.
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Figure 21: Φ𝑁𝑒𝑡𝑤𝑜𝑟𝑘 vs temperature for the 5 and 10 µm devices on 14VL. As mentioned in the
methods section, we expect a longer network to have a smaller Φ𝑁𝑒𝑡𝑤𝑜𝑟𝑘 than a shorter network.
In Table 1 we show the results from the Svensson analysis, shown in Figure 15, to find
Φ𝑁𝑒𝑡𝑤𝑜𝑟𝑘 for chips 14VL and E3 at room temperature. We said the saturation current for all of
the data sets was the value of the current at 7 V. We can see from Table 1 that the values for
Φ𝑁𝑒𝑡𝑤𝑜𝑟𝑘 obtained using the Svensson analysis are much larger than the than those obtained
through the Fuhrer analysis.
Chip

Device Length (µm)

Date

14VL
14VL
14VL
E3

5
5
5
5

2/7/2019
7/2/2019
7/24/2019
8/14/2019

Φ𝑁𝑒𝑡𝑤𝑜𝑟𝑘 (𝑒𝑉)
1.72 × 1013
1.33 × 1013
3.58 × 1013
3.48 × 1013

Table 1: A comparison of Φ𝑁𝑒𝑡𝑤𝑜𝑟𝑘 for the 5 µm devices on 14VL and E3 obtained using the
Svensson analysis.
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4.3 Simulated Data
The two simulated networks used are shown below in Figure 22. 12VL and 14VL were made in
the same batch, and they have similar morphologies. We are using the morphology data obtained
from atomic force microscope images for 12VL to approximate the morphology of 14VL. We do
not have the morphology data for E3. The two networks shown in Figure 22 are different lengths,
but that will not affect our ability to compare the two networks. Network length only affects the
properties of randomly aligned networks and not networks that we constructed manually.

Figure 22: Left: A simple network designed with 2 m-s junctions in the path from source to
drain. The m-s junctions are circled in red. Right: A randomly aligned complex network made
from the morphology data from the 5µm device on chip 12VL.
To show the effect of morphology on the nonlinearity of the network we created several
networks where we varied the length of the tubes and several networks where we varied the
density of the network. All other morphological features were held constant. Then the threshold
voltage was measured for each network. We are using the threshold voltage as measure of
nonlinearity of the I-V curve of the device.
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Figure 23: Plot of 𝑉𝑡ℎ𝑟𝑒𝑠ℎ vs tube length and density of the network. Two networks were created
to make each tube length data point and one network was created for each density data point. The
error bars come from averaging 𝑉𝑡ℎ𝑟𝑒𝑠ℎ for the FB and RB measurements.
From Figure 23 we see that varying the tube length has a slightly larger impact on
nonlinearity than varying the density of the network. Tube length is more difficult to calculate
for our devices than density. We see more inconsistencies in our tube length values than in our
values for the network density. This is a possible source of error in our simulation and why our
simulated data does not always agree with our experimental data.
We used the Fuhrer analysis method to calculate the barrier height of the two simulated
networks. The temperature ranges for the experimental and simulated data differ. This is because
at low temperatures tunneling is the dominant transport method in our system, and our
simulation is based on thermionic emission, which is the dominant transport method at high
temperatures. In order to simulate data at low temperatures we need to use a model that accounts
for tunneling which is beyond the scope of this project.
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We see in Figure 24, there is good agreement between the experimental data and the
simulated data at 300 K. We do not see agreement in temperatures lower than 300 K, because the
simulation does not increase the barrier height at m-s junctions as the temperature is lowered to
the degree that we see in the actual devices.
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Figure 24: Φ𝑁𝑒𝑡𝑤𝑜𝑟𝑘 vs temperature for experimental data from 14VL and two simulated
networks.
Results from the Svensson analysis on the 14VL and the simulated data are shown in Table 2.
Φ𝑁𝑒𝑡𝑤𝑜𝑟𝑘 for the simulated data is an order of magnitude smaller than Φ𝑁𝑒𝑡𝑤𝑜𝑟𝑘 for the
experimental data.
Chip

Device Length (µ𝑚)

Date

14VL
14VL
14VL
Simple Network
Complex Network

5
5
5
10
5

2/7/2019
7/2/2019
7/24/2019
7/15/2020
8/12/2020

Φ𝑁𝑒𝑡𝑤𝑜𝑟𝑘 (𝑒𝑉)
1.72 × 1013
1.33 × 1013
3.58 × 1013
3.35 × 1012
1.22 × 1012

Table 2: A comparison of Φ𝑁𝑒𝑡𝑤𝑜𝑟𝑘 for the 5 µm devices on 14VL and the two simulated
networks obtained using the Svensson analysis.

22

To count the number of m-s junctions in the complex network we calculate the current
through each junction and display the current on the junction using a color bar. We can then trace
the path the current follows from source to drain and count the total m-s junctions in the path,
shown in Figure 25. I traced 3 different paths in the complex network and found that there were
3, 2, and 0 m-s junctions in the respective paths.

Figure 25: Left: The current through each junction is calculated and plotted on the junction. The
red circle indicates which junction has the largest current. Right: The path from source to drain is
highlighted in red and total number of m-s junctions is displayed to the right.
To obtain the number of m-s junctions using the two data analysis methods we divide
Φ𝑁𝑒𝑡𝑤𝑜𝑟𝑘 by the theoretical value of a barrier at an m-s junction, 250 𝑚𝑒𝑉. The results displayed
in Table 3 show that using the Fuhrer method we obtained a similar number of m-s junctions for
our experimental device and simulated networks. We also see that the number of m-s junctions
obtained using the Fuhrer method agrees with the number of m-s junctions counted in the
simulated networks. The number of m-s junctions obtained using the Svensson analysis are
similar in value, but they are a much larger order of magnitude than expected. It is likely there is
systematic error in our calculation of the barrier height using the Svensson method.
Chip
Fuhrer
Svensson
Junctions Counted
13
12VL
7.1
N/A
8.8 × 10
12
5.3
3.3 × 10
Simple Network
2.0
12
2.2
1.2 × 10
Complex Network
1.6
Table 3: The average value of the m-s junctions calculated using the Fuhrer and Svensson
analysis and number of m-s junctions counted in the two simulated networks.

5 Conclusion
In this work, I have utilized the analysis methods used by Fuhrer and Svensson to measure the
sum of the transport barrier heights in our networks and predict the number of m-s junctions in
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the path from source to drain. A similar analysis was done on networks created with our
simulation. We found that the Fuhrer method and the simulation agreed on the barrier height of
the network at 300 K, but not at lower temperatures. The values for the number of m-s junctions
in the path predicted by the Fuhrer analysis and the simulation agreed with each other. We found
that the Svensson analysis method greatly overestimated the barrier height of the networks and
the m-s junctions in the path.
In future work, it would be beneficial to take a new set of temperature data and let the chip
reach thermal equilibrium with the cryostat to confirm the accuracy of our temperatures.
Developing code that will plot the path from source to drain of the current and return the number
of m-s junctions in the path in our simulations would allow denser networks to be analyzed.
Currently our simulation uses a model based on thermionic emission to simulate transport
through CNT networks. This means we can only reliably simulate high temperature data where
thermionic emission is the dominant transport method. In order to simulate low temperature data
we need to incorporate a transport model based on tunneling into the simulation.
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7 Appendix
Due to the capacitive nature of our devices we must discharge the devices before measuring
every I-V curve. Figure 26 shows the I-V curve of a network that has been discharged next to the
I-V curve of the same network without being discharged. The shape of the I-V curve becomes
distorted when the device is not discharged. The current is also larger for this device at negative
voltages when it has not been discharged.
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Figure 26: This data is for the 50 µm device on chip 14VL and was taken in the summer of 2019.
All of the data used in this study can be found on the Marlow Lab OneDrive in the folder
“AJimenez_SeniorProject”.
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